Apparatus and method for implementing bounding volume hierarchy (BVH) operations on tesselation hardware
US11769290B2 · kind B2 · utility
0Cited by
0References
18Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 21, 2021 |
| Grant date | Sep 26, 2023 |
| Priority date | — |
| Expiry date | Dec 21, 2041 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06T15/005
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An apparatus and method are described for using tessellation hardware to generate bounding volume hierarchies (BVHs) and perform other ray tracing operations. For example, one embodiment of an apparatus comprises: a shader to output a plurality of tessellation factors and one or more input surfaces; and a tessellation circuit comprising first circuitry and/or logic to tessellate each input surface to generate a new set of primitives and second circuitry and/or logic to concurrently generate a bounding volume hierarchy (BVH) 1521 based on the new set of primitives.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.