Preventing extraneous messages when exiting core recovery
US11782777B1 · kind B1 · utility
0Cited by
4References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jun 22, 2022 |
| Grant date | Oct 10, 2023 |
| Priority date | — |
| Expiry date | Jun 22, 2042 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/1608
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and a computer system for core recovery management are provided. A first operation signal is generated via a first hardware agent. The first operation signal indicates that the first hardware agent is processing an operation requested by a first processor core. The first processor core receives a first extend fence signal based on the generated first operation signal. As long as the first extend fence signal is received via the first processor core, the first processor core is kept in a fenced state for core recovery.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.