Memory device and operation method thereof
US11853890B2 · kind B2 · utility
0Cited by
0References
10Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jul 26, 2019 |
| Grant date | Dec 26, 2023 |
| Priority date | — |
| Expiry date | Sep 30, 2042 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06N3/063
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Provided is an operation method for a memory device, the memory device being used for implementing an Artificial Neural Network (ANN). The operation method includes: reading from the memory device a weight matrix of a current layer of a plurality of layers of the ANN to extract a plurality of neuro values; determining whether to perform calibration; when it is determined to perform calibration, recalculating and updating a mean value and a variance value of the neuro values; and performing batch normalization based on the mean value and the variance value of the neuro values.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.