Partially and fully parallel normaliser
US11861323B2 · kind B2 · utility
0Cited by
4References
13Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Mar 15, 2021 |
| Grant date | Jan 2, 2024 |
| Priority date | — |
| Expiry date | Mar 2, 2042 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2205/003
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Hardware logic arranged to normalise (or renormalise) an n-bit input number is described in which at least a proportion of a left shifting operation is performed in parallel with a leading zero count operation. In various embodiments the left shifting and the leading zero count are performed independently. In various other embodiments, a subset of the bits output by a leading zero counter are input to a left shifter and the output from the left shifter is input to a renormalisation block which completes the remainder of the left shifting operation independently of any further input from the leading zero counter.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.