System and method for storing and accessing preprocessed data
US12026093B1 · kind B1 · utility
0Cited by
1References
19Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Aug 8, 2022 |
| Grant date | Jul 2, 2024 |
| Priority date | — |
| Expiry date | Aug 8, 2042 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/60
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A data storage system has a CPU data bus for reading and writing data to data accelerators. Each data accelerator has a controller which receives the read and write requests and determines whether to read or write a local cache memory in preprocessed form or an attached accelerator memory which has greater size capacity based on entries in an address translation table (ATT) and saves data in a raw unprocessed form. The controller may also include an address translation table for mapping input addresses to memory addresses and indicating the presence of data in preprocessed form.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.