Capacitor die embedded in package substrate for providing capacitance to surface mounted die
US12046568B2 · kind B2 · utility
0Cited by
0References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jun 27, 2023 |
| Grant date | Jul 23, 2024 |
| Priority date | — |
| Expiry date | Jun 27, 2043 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH05K1/185
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A package substrate is disclosed. The package substrate includes a die package in the package substrate located at least partially underneath a location of a power delivery interface in a die that is coupled to the surface of the package substrate. Connection terminals are accessible on a surface of the die package to provide connection to the die that is coupled to the surface of the package substrate. Metal-insulator-metal layers inside the die package are coupled to the connection terminals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.