Semiconductor devices including stack structure having gate region and insulating region
US12137555B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 7, 2023 |
| Grant date | Nov 5, 2024 |
| Priority date | — |
| Expiry date | Jul 7, 2043 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10B43/27
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A semiconductor device includes a lower structure and a stack structure that extends into a connection region on the lower structure, where the stack structure includes gate pads and mold pads. The mold pads include intermediate mold pads that include first intermediate mold pads and a second intermediate mold pad between a pair of the first intermediate mold pads, each of the first intermediate mold pads has a first length in a first direction, the second intermediate mold pad has a second length in the first direction, greater than the first length, one of the intermediate mold pads includes a mold pad portion and an insulating protrusion portion on the mold pad portion, one of the first intermediate mold pads includes the mold pad portion and the insulating protrusion portion, and a central region of the second intermediate mold pad does not include the insulating protrusion portion.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.