Direct memory writes by network interface of a graphics processing unit
US12190405B2 · kind B2 · utility
1Cited by
8References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jun 29, 2022 |
| Grant date | Jan 7, 2025 |
| Priority date | — |
| Expiry date | Dec 2, 2042 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2213/3808
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Examples described herein relate to a first graphics processing unit (GPU) with at least one integrated communications system, wherein the at least one integrated communications system is to apply a reliability protocol to communicate with a second at least one integrated communications system associated with a second GPU to copy data from a first memory region to a second memory region and wherein the first memory region is associated with the first GPU and the second memory region is associated with the second GPU.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.