Apparatus and methods for back-to-back state machine controller bus operations
US12277347B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Sep 13, 2023 |
| Grant date | Apr 15, 2025 |
| Priority date | — |
| Expiry date | Nov 15, 2043 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/08
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An apparatus is provided that includes a memory structure including non-volatile memory cells, a first processor and a second processor. The first processor is configured to provide a plurality of sets of commands to a second processor to perform memory operations on the non-volatile memory cells. The second processor is configured to execute the sets of commands and provide a control signal to the first processor. The first processor is further configured to provide the sets of commands to the second processor based on a status of the control signal. The second processor is further configured to control the status of the control signal so that the second processor executes sets of commands with no idle time between consecutive sets of commands.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.