System and method for nanomagnet based adder circuit
US12300411B1 · kind B1 · utility
0Cited by
0References
18Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Oct 31, 2022 |
| Grant date | May 13, 2025 |
| Priority date | — |
| Expiry date | May 2, 2043 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/23
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A system and method for a device is disclosed. A first logic device and a second logic device are provided. Each of the first logic device and the second logic device include at least three inputs and one output, wherein, the output is based on majority of the inputs. The output of the first logic device is selectively fed to the second logic device, wherein, the first logic device and the second logic device together form an adder circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.