CCD stack memory organization
US3942163A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 21, 1974 |
| Grant date | Mar 2, 1976 |
| Priority date | — |
| Expiry date | Jun 21, 1994 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C19/287
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A stack memory having a last-in-first-out memory organization comprising a plurality of pairs of two-phase charge coupled device shift registers arranged into a plurality of rows, the CCD registers of each pair being interconnected by digital logic to provide a circular shift register cell and to direct data into and out of the cell. Each cell is interconnected through its logic to an adjacent cell within the same row, and each row of a plurality of circular shift register cells is interconnected between an input buffer register and an output buffer register. The input buffer register is used to write data into each one of the plurality of rows of cells, and the output buffer register is used to retrieve the data from each row of cells. A system control is included for controlling the read, write, and idle operations, wherein a CCD circular shift register cell provides a control loop for maintaining synchronization over the memory system, and wherein there is also provided a clock generator and switch means for generating clock signals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.