Insulated gate field effect transistor with source field shield extending over multiple region channel
US4172260A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 21, 1977 |
| Grant date | Oct 23, 1979 |
| Priority date | — |
| Expiry date | Nov 21, 1997 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D30/603
Abstract
In an insulated gate field effect transistor having a source region and a drain region of the P-conductivity type which are disposed in surface portions of a semiconductor substrate of the N-conductivity type in a manner to be spaced apart from each other, a gate electrode being disposed through an insulating film on the substrate between the source region and the drain region, an insulated gate field effect transistor wherein said drain region is disposed apart from said gate electrode, two regions of an intermediate region and a high resistance region which are of the P-conductivity type and which successively extend from said drain region towards the side of said gate electrode are disposed in surface portions of the substrate situated between said drain region and said gate electrode, said intermediate region having an impurity concentration lower than that of said drain region, said high resistance region having an impurity concentration lower than that of said intermediate region, and a source electrode extends over and beyond said gate electrode and said high resistance region through said insulating film and terminates over said intermediate region.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.