Reconfigurable memory circuit
US4254477A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 25, 1978 |
| Grant date | Mar 3, 1981 |
| Priority date | — |
| Expiry date | Oct 25, 1998 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C19/28
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The disclosed device uses an interconnect switch for the selective coupling of serial memory elements in series with other memory elements. A control unit may test elements, designate some of the elements as operable for use and designate other elements as spares. The memory system is defined by the states of interconnection which couple the memory elements either for operation or for sparing, and which uncouple the defective memory element from use in the system. Upon the failure of an element which is being used the control unit can switch out the defective memory cell and switch in a replacement element or simply bypass the defective element. This technique is particularly useful for wafer scale integration where a plurality of functional elements are contained on a single wafer; particularly in memory arrays which are individually addressable. However, this technique also allows the selective replacing of elements within the particular array to ensure the proper number of memory cells within the array. Individual selection of such memory cells allows the insertion of random sparing elements such that any memory cell within the string that becomes defective may be switched out a…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.