High speed high density, multi-port random access memory cell
US4287575A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 28, 1979 |
| Grant date | Sep 1, 1981 |
| Priority date | — |
| Expiry date | Dec 28, 1999 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/4113
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A random access memory system is disclosed in which data stored in two distinct memory locations defined by distinct address signals can be non-destructively read out simultaneously. The system employs a matrix of two-port memory cells, each cell functioning to store one binary bit of data in a conventional cross-coupled common emitter flip-flop. A pair of input/output transistors have their emitters connected to the respective control nodes of the static cell, their bases connected to first and second word lines, and their collectors connected to first and second bit sense lines. The word lines and bit lines are addressed and pulsed such that during reading of the selected cells, current flows through only one of the input transistors of one of the cells of a sense line whereon, during writing, current flows through both of the input/output transistors, the direction of current flow during writing depending on the value of the binary bit being stored. The input/output transistors associated with each cell are integrated onto the chip and occupy only slightly more area than multi-configured devices conventionally employed in prior art two-port cells.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.