System bus protocol interface circuit
US4437158A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 28, 1981 |
| Grant date | Mar 13, 1984 |
| Priority date | — |
| Expiry date | Sep 28, 2001 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/37
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The present invention provides a bus protocol interface circuit for the peripheral units that prevents a conflict in bus requests between the peripheral units and permits bipolar drivers to be used for fast operation. The interface circuit comprises a logic means coupled to the bus acknowledgment line input terminal and the bus acknowledgment line output terminal for generating a logic output signal responsive to the signals on the bus acknowledgement line input and output terminals, and latching means coupled between the bus request line and the bus request line terminal, and further connected to the output of the logic means and the bus acknowledgment line output terminal, for latching into a state consistent with a bus request signal from any one of the peripheral units and for unlatching from the consistent state upon receipt of a bus acknowledgment signal in response to the bus request signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.