Memory management unit
US4473878A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 14, 1981 |
| Grant date | Sep 25, 1984 |
| Priority date | — |
| Expiry date | Dec 14, 2001 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/1036
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory management unit of use in a memory management system. The memory management unit selectively maps a logical address to a respective physical address in accordance with a selected one of a plurality of segment descriptors, each of which defines a logical-to-physical address mapping and a range of address spaces for which such mapping is valid. The mapping is achieved using an improved associative memory circuit. Means are provided to detect mapping conflicts between new segment descriptors and segment descriptors already stored, and to prevent the storage of such conflicting segment descriptors. A method and circuit are provided to coordinate the parallel operation of a plurality of the memory management units or the like.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.