Apparatus for recovery from failures in a multiprocessing system
US4503535A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 30, 1982 |
| Grant date | Mar 5, 1985 |
| Priority date | — |
| Expiry date | Jun 30, 2002 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/2028
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A number of intelligent nodes (bus interface units-BIUs and memory control units-MCUs) are provided in a matrix composed of processor buses (105) with corresponding error-reporting and control lines (106); and memory buses (107) with corresponding error-reporting and control lines (108). Error-detection mechanisms deal with information flow occuring across area boundaries. Each node (100, 101, 102, 103) has means for logging errors and reporting errors on the error report lines (106, 108). If an error recurs the node at which the error exists initiates an error message which is received and repropagated on the error report lines by all nodes. The error message identifies the type of error and the node ID at which the error was detected. Confinement area isolation logic in a node isolates a faulty confinement area of which the node is a part, upon the condition that the node ID in an error report message identifies the node as a node which is a part of a faulty confinement area. Logic in the node reconfigures at least part of the system upon the condition that the node ID in the error report message identifies the node as a node which is part of a confinement area which should be re…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.