Microcode testing of a cache in a data processor
US4744049A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 17, 1987 |
| Grant date | May 10, 1988 |
| Priority date | — |
| Expiry date | Sep 17, 2007 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
In a microcoded data processor, an instruction is provided which enables the microaddress for the micromachine to be externally specified. By way of this instruction, the processor may be directed to execute special microcoded routines otherwise unavailable during normal execution. These special microcoded routines may perform useful functions such as testing in an expeditious manner portions of the circuitry of the processor which would otherwise be difficult to test. For example, the functionality of regular structures such as instruction decoding and control programmable logic arrays (PLA's) may either be gated directly out to the tester or internally analyzed before the accumulated results are presented to the tester. On-board instruction caches may also be efficiently exercised to verify that the tag portion properly determines "hits" and "misses", and that the actual instruction cache portion functions accurately.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.