Diagnostic apparatus for a data processing system
US4780874A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Apr 20, 1987 |
| Grant date | Oct 25, 1988 |
| Priority date | — |
| Expiry date | Apr 20, 2007 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/318552
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A level sensitive scan design (LSSD) diagnostic apparatus for a data processing component. Each scan unit in a shift register chain comprises a plurality of level sensitive elements, e.g., data latches, which transfer signals from their input terminals to their output terminals in response to a "Phase B" pulse train. A multiplexer is connected to each data latch for communicating run data to the input terminal of each data latch in a normal mode of operation. In test mode, the multiplexer communicates signals from the output terminal of one data latch to the input terminal of an adjacent data latch, so that the data latch signals are serially communicated through the resulting latch chain. In order to prevent the test data from propagating uncontrollably through the serially connected latches, each multiplexer includes a test latch disposed between the test data input of the multiplexer and the output terminal of the preceding data latch in the chain. The test latch is controlled by a "Phase A" pulse train signal which is interleaved with the phase B pulse train.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.