Data assembly apparatus and method
US4809166A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Aug 27, 1986 |
| Grant date | Feb 28, 1989 |
| Priority date | — |
| Expiry date | Aug 27, 2006 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG09G5/346
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A data assembler and serializer for use in bit mapped graphics systems where flexible windowing and panning are desired. The unit accepts display memory data as either one 8-bit word or two 4-bit words. Leading and trailing pixels not required in the final bit stream, as indicated by control data, are removed from the words. Remaining pixels are then shifted and concatenated to form a continuous stream of video data. The assembled data words are supplied to a FIFO buffer and from the buffer to a shift register for generating a serial output. Positioned between a display memory and a color palette or monitor, the system supports smooth panning and hardware windows on pixel boundaries.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.