Dram cell and method
US4864375A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Apr 29, 1988 |
| Grant date | Sep 5, 1989 |
| Priority date | — |
| Expiry date | Apr 29, 2008 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10B12/395
Abstract
The following detailed description describes a dynamic random access memory (dRAM) cell. The described cell provides a one-transistor/one-capacitor dRAM cell structure and array in which the cell pass transistor is formed on the sidewalls of a trench containing the cell capacitor; the word and bit lines cross over this trench. The trench extends through an epitaxial layer into a substrate. The epitaxial layer and substrate are separated by a layer which serves as a diffusion barrier. This stacking of the transistor on top of the capcitor yields a cell with minimal area on the substrate and solves a problem of dense packing of cells. The diffusion barrier allows for the optimal doping of the epitaxial for operation of the transistor and optimal doping of the substrate for operation of the capacitor. One capacitor plate and the transistor channel and source region are formed in the bulk sidewall of the trench, and the transistor gate and the other plate of the capacitor are both formed in polysilicon in the trench but separated from each other by an oxide layer inside the trench. The signal charge is transferred to the polysilicon capacitor plate transistor with the polysilicon capac…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.