Complementary metal-oxide-semiconductor transistor and one-capacitor dynamic-random-access memory cell
US4910709A · kind A · utility
48Cited by
11References
6Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Aug 10, 1988 |
| Grant date | Mar 20, 1990 |
| Priority date | — |
| Expiry date | Aug 10, 2008 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D88/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A complementary MOS one-capacitor dynamic RAM cell which operates with a non-boosted wordline without a threshold loss problem and which includes one storage capacitor and n- and p-type transfer devices connected to the storage capacitor which function as two complementary transistor devices having gates controlled by complementary signals on the RAM wordlines.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.