Method and apparatus for monitoring peripheral device communications
US4931922A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 29, 1987 |
| Grant date | Jun 5, 1990 |
| Priority date | — |
| Expiry date | Jul 29, 2007 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/20
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A fault-tolerant digital data processing system comprises at least a first peripheral controller communicating with at least one peripheral device over a peripheral device bus having first and second input/output buses, each carrying data, address, control, and timing signals. The first peripheral controller includes a first device interface element for applying duplicate information signals synchronously and simultaneously to the first and second input/output buses for transfer to the peripheral device. The first device interface element also receives, in the absence of fault, duplicative information signals synchronously and simultaneously from the first and second input/output buses. A second peripheral controller is coupled to the peripheral device bus for receiving the first and second input signals identically with the first peripheral controller. The second peripheral controller includes a second device interface element for applying at least one of those input signals to the second input/output controller. Circuitry is coupled to the first and second bus interface elements for responding to operational states of those elements to generate a signal indicative of their synchr…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.