Semiconductor memory using dynamic ram cells
US4943944A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 23, 1988 |
| Grant date | Jul 24, 1990 |
| Priority date | — |
| Expiry date | Nov 23, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/4096
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Bit-line pairs and word lines are disposed perpendicular to one another and dRAM cells are placed at their intersections. A dummy cell is connected to each of the bit-line pairs. A bit-line sense amplifier and an equalizer are connected to one end of the bit-line pair. The other end of the bit-line pair is connected to a latch type memory cell via a first transfer gate. The latch type memory cell are further connected to input/output line pair via a second transfer gate controlled by a column select line. During a RAS active period in a read cycle a word line is selected so that data is read from a dRAM cell and the dummy cell connected to the selected word line onto the bit-line pairs. The bit-line sense amplifiers are activated so that the levels of the bit lines become determinate. The first transfer gates are subsequently turned on to transfer the data on the bit-line pairs to the latch type cells. After the memory cells are rewritten into, the selected word line is reset and the latch type memory cells are electrically disconnected from the bit-line pairs. The equalizers operate to precharge the bit-line pairs. When CAS is rendered active and a column is selected, a correspong…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.