Integrated circuit substrate with contacts thereon for a packaging structure
US5010389A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 29, 1990 |
| Grant date | Apr 23, 1991 |
| Priority date | — |
| Expiry date | May 29, 2010 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH05K2203/0585
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
An integrated circuit chip packaging structure comprising a substrate, preferably a semiconductor base substrate, a conductive layer on said substrate in regions where connections to metallization layers of the substrate are formed, solder balls and gold bumps connected to said conductive layer in said regions of said conductive layer, and a solder stop layer on said conductive layer at least around said solder balls. The conductive layer, further comprises wiring lines. Further, a method of forming the structure is disclosed which uses only two masks for providing terminals for connecting the substrate to integrated circuits and to other substrates or to the printed circuit board and wiring lines. Thus, there is a need for one less metallization layer. The method is applicable to 200 mm wafers and allows two different packaging technologies (C-4 and TAB or wire-bonding) on the same substrate. Thus, packaging of VLSI circuits is improved.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.