High speed logic and memory family using ring segment buffer
US5030853A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Mar 21, 1990 |
| Grant date | Jul 9, 1991 |
| Priority date | — |
| Expiry date | Mar 21, 2010 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D84/998
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A logic and memory family using CMOS technology operates at high speeds using a Ring Segment Buffer to couple logic gates to one another in an integrated circuit chip, and to couple memory cells to other circuits to provide shift registers, triggers, clock pulse generators and other memory related circuits. The Ring Segment Buffer comprises one or more serially connected complementary field effect transistor (FET) inverter stages, with the output of a preceding stage being connected to the input of a succeeding stage. The N-channel FET in each inverter stage has a channel width which is less than a predetermined factor (K) times the width of the N-channel of the immediately preceding stage. By maintaining the K channel width relationship, the Ring Segment Buffer can drive large capacitive loads at high speed. The Ring Segment Buffer may also provide a predetermined delay which is a function of channel length and the number of stages. For large capacitive loads, the last stage of the Ring Segment Buffer may be replaced by a bipolar transistor-FET driver in which minority carrier lifetime controlled bipolar transistors are used. The Buffer Cell Logic and Delay Storage technology of t…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.