Cache memory with a parity write control circuit
US5043943A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 18, 1990 |
| Grant date | Aug 27, 1991 |
| Priority date | — |
| Expiry date | Jun 18, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0802
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A parity SRAM having the capability to support byte parity is provided. The parity SRAM uses four (4) independent byte write enable (BWE.sub.x) signals to enable a write amplifier to individually write a single parity bit to a selected memory location. The SRAM is designed to function in either a parity or a non-parity mode. A bonding option pad is connected to parity control logic circuitry, and determines whether the SRAM will function in the parity mode or the non-parity mode. The parity control logic circuitry generates a parity signal, based on the electrical connection of the option pad. Thus, when the option pad is connected to ground, the parity option is selected, whereas, when the option pad is connected to a positive power supply, then non-parity functionality is selected. When parity functionality is selected, the the SRAM will allow the four (4) independent BWE.sub.x signals to individually enable the write amplifier. When non-parity functionality is selected, a single control signal will enable the write amplifier, and the SRAM functions as a standard memory device.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.