Memory device with transfer of ECC signals on time division multiplexed bidirectional lines
US5048022A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 1, 1989 |
| Grant date | Sep 10, 1991 |
| Priority date | — |
| Expiry date | Aug 1, 2009 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/16
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory for storing data in a computer system. Integrity of data transferred to or from a memory array is monitored by transferring two sets of EDC or ECC data corresponding to a longword of data between the memory array and two separate memory controllers. The probability of an undetected error is very low because the two sets of EDC or ECC data are compared to ensure that they match. The number of lines and pins used is minimized by multiplexing the EDC or ECC data with address signals and cycle type signals. The address and cycle type signals are placed on the time division multiplexed bidirectional lines at the beginning of a memory transfer cycle, and the EDC or ECC data is placed on these time division multiplexed lines at times when a longword of data is being transferred on a set of bidirectional data lines.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.