Pipelined floating point processing unit
US5053631A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Apr 2, 1990 |
| Grant date | Oct 1, 1991 |
| Priority date | — |
| Expiry date | Apr 2, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2207/3884
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A floating point processor for pipelining a series of calculations of simple and compound arithmetic operations includes at least one arithmetic operation unit for performing arithmetic operations on input operands provided to the arithmetic operation units and at least one accumulator for storing the results of the arithmetic operations performed by the arithmetic operation unit. The results stored in the accumulators are then provided to the arithmetic operation units. Arithmetic operations are pipelined through the floating point processor by a series of latches which sequence the input operands, results produced by the arithmetic operation units using the input operands, and results produced by the arithmetic operation units using the input operands and the accumulated operands.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.