Trenching techniques for forming vias and channels in multilayer electrical interconnects
US5091339A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jul 23, 1990 |
| Grant date | Feb 25, 1992 |
| Priority date | — |
| Expiry date | Jul 23, 2010 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10S438/945
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
Channels extending partially through and vias extending completely through an insulating layer in an electrical interconnect such as a substrate or integrated circuit can be formed in a relatively few steps with low cost etching and patterning techniques. The channels and vias can then be filled with an electrical conductor in a relatively few steps. In one embodiment a non-erodible hard mask exposing the vias and channels is placed over a polyimide layer, an erodible soft mask exposing the vias but covering the channels is placed over the hard mask, and a plasma etch is applied. The via regions are etched until the soft mask completely erodes and then both the via and channel regions are etched to provide partially etched channels and fully etched vias. Thereafter a seed layer is deposited over the interconnect, and an electrically conductive layer is electrolytically deposited over the seed layer substantially filling the channels and vias. The interconnect surface is then planarized by polishing until the electrical conductor remains only in the channels and vias.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.