Method of fabricating an high-performance insulated-gate field-effect transistor
US5168072A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 12, 1990 |
| Grant date | Dec 1, 1992 |
| Priority date | — |
| Expiry date | Oct 12, 2010 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D64/017
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
An improved device fabrication method and transistor structure 36 provide shallow, heavily doped, source/drain junction regions 64 and a uniformly doped lower gate region 50 having a high concentration of dopants efficiently distributed near the gate electrode/gate interface 51. The gate, source, and drain terminals of transistor 36 may be interconnected to other neighboring or remote devices through the use of reacted refractory metal interconnect segments 98 and 100. Transistor structure 36 of the present invention may be constructed in an elevated source/drain format to include elevated source/drain junction regions 87 which may be fabricated simultaneous with a primary upper gate electrode region 88. This elevated source/drain junction feature is provided without added device processing complexity.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.