Logic circuit for reliability and yield enhancement
US5199035A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 1, 1990 |
| Grant date | Mar 30, 1993 |
| Priority date | — |
| Expiry date | Oct 1, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/318516
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A logic circuit for testing the reliability of an ASIC includes an array circuit having a plurality of matrix arrays each having a plurality of inputs. The plurality of matrix arrays being positioned in a predetermined row and column of the array circuit and being responsive to a plurality of input signals applied thereto for providing a respective row and column output. A parity circuit responsive to the row and column outputs of the plurality of matrix arrays for causing an output signal at an output of the logic circuit to be in a first logic state whenever the row outputs of the plurality of matrix arrays are logically different, or whenever the column outputs of the plurality of matrix arrays are logically different. A stimulus circuit coupled to the plurality of inputs of the plurality of matrix arrays for supplying the plurality of input signals to exhaustively stimulate each one of the plurality of matrix arrays with all possible logic combinations. A verification circuit for verifying the operation of the parity circuit by stimulating the parity circuit with a predetermined logic sequence. The reliability and functionality of the ASIC can be determined by observing a frequ…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.