Apparatus for suppressing an error report from an address for which an error has already been reported
US5226150A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 1, 1990 |
| Grant date | Jul 6, 1993 |
| Priority date | — |
| Expiry date | Oct 1, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A write-back cache memory system is disclosed which includes a source of a sequence of memory addresses and a tag store coupled to the source of addresses and accessed by an index portion of said addresses, which produces information relating to the addresses. The write-back cache memory system also includes an error detector for detecting an error in the tag store information. Circuitry is included for reporting an error and saving the index which caused the error if an error is detected but no error has been previously detected. Comparing circuitry is included for comparing the index causing the current error to the previously saved address if an error is detected and an error has been previously detected; and if the address is not the same, then reporting a fatal error; otherwise, if the index is the same, then not reporting a fatal error.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.