Self-aligned method of making a split gate single transistor non-volatile electrically alterable semiconductor memory device
US5242848A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 5, 1992 |
| Grant date | Sep 7, 1993 |
| Priority date | — |
| Expiry date | May 5, 2012 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10S148/114
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A self-aligned ion-implantation method for making a split-gate single transistor non-volatile electrically alterable semiconductor memory cell is disclosed. The method uses a silicon substrate. A layer of dielectric material is grown over the substrate. A layer of silicon is grown over the dielectric material. The silicon is masked to define a floating gate region. Ions then are implanted in the layer of silicon in the floating gate region to render the region conductive. Ions are then implanted through the floating gate region into the substrate to define the threshold in the substrate beneath the floating gate region. The floating gate region is then oxidized and patterned to form the floating gate. A second layer of dielectric material is deposited over the floating gate and over the substrate. A control gate is patterned and formed. The drain and the source regions in the substrate are defined.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.