Process for fabricating a gate-drain overlapped semiconductor
US5256585A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 30, 1991 |
| Grant date | Oct 26, 1993 |
| Priority date | — |
| Expiry date | May 30, 2011 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D30/605
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
Disclosed is a method for fabricating a MOS transistor of the GOLD structure that allows self-aligning contact process and more precise control of low-concentration diffusion regions. The method characteristically includes the steps of: forming an oxide layer(55) over the conductive electrode(53a,54a,58a), the thickness of the oxide layer being sufficiently greater than the gate oxide layer, and depositing an insulating interlayer(61) over the semiconductor substrate after forming source and drain regions, the insulating interlayer being directionally etched through a photoresist pattern, so as to form a contact hole having a width extended up to a partial portion of the conductive electrode. The effective channel widths of the low-concentration diffusion regions may be precisely controlled only by adjusting the thickness of polysilicon (or refractory metal or silicide thereof) layer selectively deposited on the side walls of the conductive electrode.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.