Semaphore bypass
US5261106A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 13, 1991 |
| Grant date | Nov 9, 1993 |
| Priority date | — |
| Expiry date | Dec 13, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2209/521
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The present invention provides a test and set bypass mechanism which allows access to a semaphore while eliminating memory bandwidth degradation due to the traditional "spin-locking" problem. Generally, a storage and comparison structure in a processor, such as a content addressable memory (CAM), is used to store the address of the semaphore whenever it is requested. Thus, the process/processor, or other processors in a multiprocessor system, then need only check to see if the semaphore address is present in its respective storage and comparison structure. Consequently, there is no need to make multiple memory transactions for failed access of the semaphore, and hence, effective memory bandwidth is increased.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.