Memory control for use in a memory system incorporating a plurality of memory banks
US5269010A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Aug 31, 1990 |
| Grant date | Dec 7, 1993 |
| Priority date | — |
| Expiry date | Aug 31, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0607
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory control unit in a memory system including a plurality of memory banks generates row and column address and address strobe signals, on a cycle-by-cycle basis, responsive to a intermediate memory address and control signals provided by a memory bank comparator indicating whether a memory address is valid, which one of the memory banks is being addressed, the type of memory bank being addressed, and whether memory bank interleaving is possible. The memory control unit includes a row and column address assignor which provides the row and column addresses in response to the intermediate memory address and the memory bank comparator. A memory bank selector is also responsive to the intermediate memory address and the memory bank comparator to provide the row and column address strobe signals to the proper memory bank. A memory unit is arranged to permit the row and column address strobe signals to drive equal loads to preclude strobe signal timing skew and the need for external buffers.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.