Apparatus utilizing dual compare logic for self checking of functional redundancy check (FRC) logic
US5276690A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 30, 1992 |
| Grant date | Jan 4, 1994 |
| Priority date | — |
| Expiry date | Jan 30, 2012 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/1608
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An integrated circuit module in which an error detection circuit compares data generated internally on module with data generated externally from another substantially identical module. An error detect output is asserted upon the condition that data generated internally on module and data generated externally from module do not match. A circuit alters the internally generated data by injecting a zero bit and then a one bit data into the internally generated data to thereby generate altered data. Error anticipation control logic generates a test condition, which corresponds to the expected error condition caused by altered data, by first expecting to detect the effect of the injected zero bit and then expecting to detect the effect of the injected one bit. An error-0 comparison circuit compares the actual error detect output with expected error detect output for the zero bit. An error-1 comparison circuit compares the actual error detect output with expected error detect output for the one bit. An error output is asserted if the actual error detect output and the expected error detect output do not match in either of the two cases.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.