System for issuing instructions for parallel execution subsequent to branch into a group of member instructions with compoundability in dictation tag
US5303356A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 29, 1991 |
| Grant date | Apr 12, 1994 |
| Priority date | — |
| Expiry date | Mar 29, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3885
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An instruction processor system for decoding compound instructions created from a series of base instructions of a scalar machine, the processor generating a series of compound instructions with an instruction format text having appended control bits in the instruction format text enabling the execution of the compound instruction format text in said instruction processor with a compounding facility which fetches and decodes compound instructions which can be executed as compounded and single instructions by the arithmetic and logic units of the instruction processor while preserving intact the scalar execution of the base instructions of a scalar machine which were originally in storage. The system nullifies any execution of a member instruction unit of a compound instruction upon occurrence of possible conditions, such as branch, which would affect the correctness of recording results of execution of the member instruction unit portion based upon the interrelationship of member units of the compound instruction with other instructions. The resultant series of compounded instructions generally executes in a faster manner than the original format which is preserved due to the paral…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.