Semiconductor memory having stacked capacitors and MOS transistors
US5307310A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Aug 9, 1991 |
| Grant date | Apr 26, 1994 |
| Priority date | — |
| Expiry date | Aug 9, 2011 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10S257/908
Abstract
A dynamic random access memory comprises a p-type semiconductor substrate and a plurality of first n-type diffused regions embedded in the substrate so that they extend along a first axis of the substrate parallel with first and second, opposed major surfaces of the substrate to form parallel bit lines. A matrix array of insulated gate electrodes extend along a second axis of the substrate normal to the first axis from the first major surface into the first n-type diffused regions, so that those of the insulated gate electrodes which are arranged along rows of the matrix are connected together by the parallel bit lines. Second n-type diffused regions are embedded in the substrate adjacent to the first major surface as well as to corresponding ones of the insulated gate electrodes. Parallel conductors extend along a third axis of the substrate for electrically connecting those of the gate electrodes which are arranged along columns of the matrix array to respective word lines, the third axis being perpendicular to both of the first and second axes. Capacitors are stacked on the insulated gate electrodes, respectively. Each of the capacitors has a cell electrode coupled to one of the…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.