Memory device with pulse circuit for timing data output, and method for outputting data
US5349566A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 19, 1993 |
| Grant date | Sep 20, 1994 |
| Priority date | — |
| Expiry date | May 19, 2013 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/22
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory device includes an output buffer for temporarily storing first and second data that are sequentially retrieved from a memory array during a read cycle. The output buffer holds the first data until it is replaced by the second data. A pulse circuit is connected to the memory array and output buffer, and is designed to generate a pulse signal as soon as data becomes valid. The pulse signal causes the output buffer to replace the first data with the second data and to latch the second data therein until receipt of the next data. The pulse circuit generates the data valid signal upon receipt of the column address strobe and the presence of data on the data I/O lines. A method for outputting data from the memory device is also described.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.