Precharging bitlines for robust reading of latch data
US5361229A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Apr 8, 1993 |
| Grant date | Nov 1, 1994 |
| Priority date | — |
| Expiry date | Apr 8, 2013 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/12
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The bit line for reading data in or writing data out from a CMOS integrated circuit latch is precharged to the trip point voltage of the latch (as determined by the latch's transistor design) shortly before the occurrence of a read operation. The precharging circuitry uses the latch circuit itself to generate the trip point, hence ensuring that the precharging circuit operates properly with regards to the latch characteristics in spite of temperature, voltage and fabrication process variations. The precharging circuitry ensures that during the operation of reading data from the latch, the bit line voltage never causes the latch to completely switch states, since at most the bit line voltage asymptotically approaches the trip point voltage. The precharging circuit is relatively simple, including only two logic gates and three other transistors.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.