Patent · US Expired

Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnections between logic elements

US5371422A · kind A · utility

269Cited by
25References
32Claims
0Family size

Assignee

Inventors

Key dates

Filing dateMar 29, 1993
Grant dateDec 6, 1994
Priority date
Expiry dateMar 29, 2013

Classification

  • Technology area (CPC H)Electricity
  • CPC primaryH03K19/17704
  • WIPO fieldBasic communication processes
  • WIPO sectorElectrical engineering

Abstract

A programmable logic device is provided that has a two-dimensional array of logic array blocks. The logic array blocks, which contain advanced macrocells, contain programmable input arrays based on pterm logic and are two-dimensionally interconnected with global horizontal and vertical conductors. The logic array blocks and the connections between conductors are configured using programmable multiplexers and demultiplexers. Redundant conductive pathways are provided so that the programmable logic device may be efficiently programmed to perform a variety of logic functions. Furthermore, logic is provided with each logic array block that allows the global horizontal and vertical conductors to be interconnected without directly involving the logic in the logic array block, which therefore can be used to provide greater logical functionality.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.