Method and circuitry for preconditioning shorted rows in a nonvolatile semiconductor memory incorporating row redundancy
US5377147A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 11, 1993 |
| Grant date | Dec 27, 1994 |
| Priority date | — |
| Expiry date | Aug 11, 2013 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C16/3477
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Circuitry for verifying the preconditioning of shorted cells within a flash memory cell. The preconditioning circuitry accommodates shorted cells, allowing them to pass verification at lower threshold voltage levels than good cells but ensuring the threshold voltage levels of shorted cells are high enough to prevent bitline leakage. The circuitry includes a sense amplifier for comparing the threshold voltage of a memory cell within the memory array to a selected reference threshold voltage level. The sense amplifier indicates whether the array memory cells exceeds the selected reference threshold voltage level. Selection circuitry couples two different reference cells to the sense amplifier, each having a different threshold voltage level. One of the reference cells has a normal threshold voltage level; i.e., a threshold voltage level to which good cells should be preconditioned. The other reference cell, a shorted reference cell, has a threshold voltage less than the nominal threshold voltage, but sufficient to prevent the quick overerasure of array cells during erasure. When the array cell is shorted to another cell within the array, selection circuitry selects the shorted refere…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.