Compact adapter package providing peripheral to area translation for an integrated circuit chip
US5379191A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 9, 1994 |
| Grant date | Jan 3, 1995 |
| Priority date | — |
| Expiry date | Jun 9, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/3025
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
An peripheral to area adapter for an integrated circuit chip. The adapter comprises pads on an upper surface of a support in a pattern corresponding to the terminals on a integrated circuit, planar reroute lines on the upper surface with first ends at the pads, and vertical conductive vias extending through the support. The vias are connected at the upper surface to the second ends of the reroute lines. The vias are connected at the lower surface of the support to an area array of coupling elements. The pads and reroute lines can be fabricated on a tape-automated-bonding (TAB) frame support and personalized to match a particular configuration of terminals or bumps on a chip. The coupling elements can form a generic array compatible with a wide variety of interconnect substrates.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.