Method and apparatus for address mapping of dynamic random access memory
US5390308A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Apr 15, 1992 |
| Grant date | Feb 14, 1995 |
| Priority date | — |
| Expiry date | Apr 15, 2012 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0607
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus for remapping of row addresses of memory requests to random access memory. A master device such as a central processing unit (CPU) issues a memory request comprising a memory address to the memory. The memory consists of multiple memory banks, each bank having a plurality of rows of memory elements. Associated with each memory bank is a sense amplifier latch which, in the present invention, functions as a row cache to the memory bank. The memory address issued as part of the memory request is composed of device identification bits to identify the memory bank to access, row bits which identify the row to access, and column address bits which identify the memory element within the row to access. When memory is to be accessed the row of data identified by the row bits is loaded into the sense amplifier latch and then is provided to the requesting master device. When a memory request is issued control logic determines whether the requested row is already located in the sense amplifier latch. If the row is already located in the sense amplifier latch, data is immediately provided to the requesting master device. If the row is not loaded into the sense amplifier la…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.