Synchronous address latching for memory arrays
US5497355A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 3, 1994 |
| Grant date | Mar 5, 1996 |
| Priority date | — |
| Expiry date | Jun 3, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/2022
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Synchronous address latching circuitry for a memory device having at least first and second banks of memory arrays is described. The latching circuitry has first and second master latches to receive and store an external address. A first slave latch is also included to receive and store the external address from the first master latch if the external address belongs to the first bank and to provide the external address as a first address to the first bank. A second slave latch is included to receive and store the external address from the second master latch if the external address belongs to the second bank and to provide the external address as a second address to the second bank.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.