Bias circuit for virtual ground non-volatile memory array with bank selector
US5517448A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Sep 9, 1994 |
| Grant date | May 14, 1996 |
| Priority date | — |
| Expiry date | Sep 9, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C16/0491
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A bias circuit for virtual ground non-volatile memory array with bank selector, utilizes static pull-up transistors connected respectively to all bit lines of the memory array. The gates of the static pull-up transistors are connected to a predetermined reference voltage for supplying a global bias voltage to the bit lines. Another predetermined reference voltage, acting as a local bias voltage, is supplied to a deselected virtual ground bit line which is adjacent to the selected data sense bit line. By these two bias techniques, the leakage current of the adjacent deselected "ON" memory cells is minimized; as a result, the stability of the current detector is largely enhanced; the probability of erroneous data reading is reduced; the operating voltage margin of the memory devices is enlarged; and the data accessing is expedited.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.