Semiconductor device with clad substrate and fabrication process therefor
US5529947A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Dec 15, 1994 |
| Grant date | Jun 25, 1996 |
| Priority date | — |
| Expiry date | Dec 15, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L21/76286
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
On a first surface of a first single crystal silicon substrate, in which a silicon dioxide layer having gradually tapered peripheral edge (tapered wall), a second single crystal silicon substrate is clad. On the second surface of the first single crystal silicon substrate, an island form polycrystalline silicon region is isolated from remaining region by an isolation groove to form an element. By reducing step between the buried silicon dioxide layer and the first single crystal silicon substrate, local concentration of a stress can be successfully avoided. Also, abrasion of the silicon oxide layer and single crystal silicon substrate having mutually different etching speeds is not performed so that the step can be lowered to eliminate formation of void. Between the first surface of the first single crystal silicon substrate formed with the elements and the cladding surface, the silicon dioxide layer is present to avoid influence of contaminant penetrating during cladding process. Accordingly, degradation of reliability due to stress concentration and formation of void, and contamination in the SOI clad substrate can be successfully avoided.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.