Ready selection of data dependent instructions using multi-cycle cams in a processor performing out-of-order instruction execution
US5546597A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 28, 1994 |
| Grant date | Aug 13, 1996 |
| Priority date | — |
| Expiry date | Feb 28, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3885
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An instruction dispatch circuit is disclosed that improves instruction execution throughput for a processor. The instruction dispatch circuit comprises an instruction buffer with a plurality of instruction entries and a content addressable memory array having at least one cam entry corresponding to each instruction entry. Each cam entry stores at least one source tag for the corresponding instruction entry. The content addressable memory array matches to a result tag from an execution circuit over a result bus, wherein the execution circuit transfers the result tag over the result bus at least one clock cycle before transferring a corresponding result data value over the result bus. Each cam entry generates a cam match signal used to determine whether data dependent instruction are ready for dispatch.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.